Comments (5)
This happens if you try to load the ELF file to somewhere other than RAM. elf loading goes through HTIF and writes to the sim's bus device. There must be a writable device at this location on the bus.
...At least that's the behavior a now, a year and a day after you posted this. I thought I'd post the explanation so other people could find the reason why this happens.
Make sure that the elf _entry symbol has a corresponding RAM in spike, and that it's big enough to hold the code and other data you're loading.
from riscv-isa-sim.
@evancox10 I still have this as my project, it's just conservated for now.
I'm sure I can use that info later, thank you
from riscv-isa-sim.
@alexmechanic Have you solved this issue? if you did, could you please tell me how to do, since i also encounter this issue, Thanks a lot.
from riscv-isa-sim.
If Spike does not find a device or MMU to which this address could correspond to, you will get this error.
Having said that, can you share what address you are trying to write to?
And if you have any additional devices attached in Spike?
from riscv-isa-sim.
Sorry, currently I left working with this project and cannot force this issue anymore.
from riscv-isa-sim.
Related Issues (20)
- Provide C API for Spike Integration with Other Languages HOT 1
- Failure during Make: SYS_futex not declared in scope HOT 1
- how can I work in baremetal risc-v debug mode?
- Clarification needed for Stopcount and Stoptime bits in DCSR ( in spike ) HOT 1
- spike decodes incorrectly in v-u mode HOT 3
- Instruction to instruction inconsistency in writing vstart on instructions that require vstart==0 HOT 5
- Incorrect upward rounding result of `fsub.s` instruction HOT 7
- FENCE.TSO with invalid opcode HOT 1
- Label and register recognition in interactive debug mode HOT 2
- disabling user mode in misa - need some direction HOT 1
- Why does my custom instruction simulation run incorrectly?
- Debugging a simple "Hello, World!" program with Spike
- illegal instruction trap at vlm.v instr HOT 5
- [BUG] Entering interactive mode breaks UART input
- [BUG] instruction bugs for RV32 isa HOT 5
- Supporting variable XLEN HOT 3
- mseccfg useed and sseed bits cannot be modified when zkr is implemented
- [BUG] Spike incorrectly executes V extension instructions when vsstatus.vs is off and V=1. HOT 3
- frm is illegal value , a vector fp inst raise illegal inst but it still will make vs dirty HOT 1
- For the vfmv.v.f, fmv.w.x, fmv.x.w instructions, should spike consistently ignore the higher 32 bits when processing single-precision floating-point numbers? HOT 3
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from riscv-isa-sim.