raash1d / washing-machine-controller Goto Github PK
View Code? Open in Web Editor NEWA synthesizable Verilog RTL implementation of a finite state machine to control a complete cycle of an automatic washing machine with asynchronous reset to idle state in case of a loss of power.
License: MIT License