Comments (10)
I have fixed the short circuit in the library by the latest commit, but the convergence error remains. I cannot say why this simple circuit still give the convergence error in Ngspice. You can grab the fixed library here: https://raw.githubusercontent.com/ra3xdh/qucs_s/current/library/Transformers.lib
from qucs_s.
Holger recommendation is shown below. I cannot find "chgtol" in the Qucs Transient properties settings.
You may add this line to the netlist.
.options abstol=10u chgtol=1e-10 method=gear
Because you have high voltages, chgtol and abstol reduce the precision requirements, especially the gear method here yields a transient solution. It looks strange though, and you should simulate up to 1 s to see the output signal decay.
from qucs_s.
Yes, the options helps. You may use the .OPTIONS device.
from qucs_s.
Output is wrong. Supposed to look like the following.
Dietmar made the following comment:
"The first gnd node in transformer is obsolete and can removed in subckt definition and call."
If I disable TRAN1, the output is unchanged...
from qucs_s.
Holger said to use Delay instead of Phase for the AC source. This and the changes to Transient Parameters allows the analysis to be correct starting at T=0 instead of having to wait a long time for the system to settle. Holgers explanation points out why I was having so many issues.
Can the new Spice "ac Voltage Source" have VO (offset), VA (amplitude), FREQ (frequency), TD (delay), THETA (damping) and PHASE (phase) added as the default entry parameters? Presently it has "Vac" which is meaningless. The "V source" usage is a bit confusing.
Dietmar pointed out that the "gnd" entry for .SUBCKT Transformers_TransformerPS1S2 as shown below is unused. Is this a mistake?
.SUBCKT Transformers_TransformerPS1S2 gnd nPplus nPneg nSplus nSneg nSPct L1=0.5 L2=0.125 L3=0.125 K12=0.99 K13=0.99 K23=0.99 Rp=2 Rs1=1 Rs2=1
Attached is the "good and bad" schematics.
from qucs_s.
Can the new Spice "ac Voltage Source" have VO (offset), VA (amplitude), FREQ (frequency), TD (delay), THETA (damping) and PHASE (phase) added as the default entry parameters?
Yes, you may use the generic SPICE source for this purpose:
Dietmar pointed out that the "gnd" entry is unused. Is this a mistake?
No, this is done intentionally for Qucs compatibility. This node never caused problems before.
from qucs_s.
The "ac Voltage Source" at the bottom of the Sources menu is a Spice only component so Qucs compatibility isn't an issue. It has a single default entry of "Vac" which is wrong. ngspice thinks it is a DC source. Why was this device created when "V Source" is already available?
Can you alter "ac Voltage Source" by adding all the parameters to the Menu so the User can change them?
from qucs_s.
Yes, I have just added the TD and VO parameters for AC source. This fix will be available since the new release.
from qucs_s.
The "ac Voltage Source" at the bottom of the Sources menu will still be wrong if not changed or deleted. Why was it created?
from qucs_s.
Why was it created?
This device was added by @MikeBrinson long time ago. I cannot say what was the purpose for this device. I am also finding two type of source confusing. I may delete it in the next release. The V source device would be sufficient if one need full SPICE definition.
from qucs_s.
Related Issues (20)
- Add system library of Verilog-A defined devices HOT 2
- Pressing "Simulate" opens a blank design window HOT 6
- Math equation/functions syntax used for making Libraries HOT 3
- Capital D not allowed in Edit Subcircuit Properties menu Description Entry HOT 2
- Modify SPICE RCLDQ devices to provide support for microelectronics PDKs HOT 3
- Qucs-S component graphics HOT 2
- Controlled Sources delay functionality missing in ngspice HOT 2
- Switch time controlled HOT 1
- Add integration between Substrate.lib and Transcalc tool HOT 2
- Usage of Verilog-A modules in subckt's HOT 7
- No symbols when searching in search components HOT 1
- Forbid symbol mode for all files except *.sch and *.va HOT 1
- Changes to improve usability HOT 11
- Symbol generation from Verilog-A model HOT 4
- Bug in parsing Verilog-A code HOT 7
- XSPICEPS1S2 transformer issues HOT 6
- Implement shortcut manager
- Option to remove redundant information in schematics HOT 10
- Integrate qucsator_rf as Git submodule HOT 1
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from qucs_s.