Git Product home page Git Product logo

Comments (7)

ra3xdh avatar ra3xdh commented on June 22, 2024

The procedure of Verilog-A model usage could be found here: https://mos-ak.org/venice_2014/publications/T_4_Brinson_MOS-AK_Venice_2014.pdf The OSDI files are produced with Project->Build Verilog-A module. The version 2.0.0 has the bug related to Verilog-A devices simulation #321 It is fixed in v2.1.0 I didn't check the case when Verilog-A devices are used inside subcircuits. But it should be no difference. Sorry, we have no better documentation for Verilog-A related features.

from qucs_s.

ra3xdh avatar ra3xdh commented on June 22, 2024

You can also specify the pre_osdi directive manually using the spiceinit #26 if nothing helps. Sorry, this feature is not well documented too.

from qucs_s.

dwarning avatar dwarning commented on June 22, 2024

My version is 2.1.0 build from github 1 week ago.
Thanks for the workaround.
It is a bit tedious because of the missing working directory concept we have to specify full path
osdi /home/dietmar/Dokumente/qucs-s/Verilog-A_EKV_2v6_prj/EKV26nMOS.osdi
osdi /home/dietmar/Dokumente/qucs-s/Verilog-A_EKV_2v6_prj/EKV26pMOS.osdi
in .spiceint. See #307.
My question remains: Which command fills in the pre_osdi commands in flat circuits and why not in hierarchical circuits.

from qucs_s.

ra3xdh avatar ra3xdh commented on June 22, 2024

There is no explicit device/command in Qucs-S to specify the OSDI file load. The netlist builder scans the schematic and adds the pre_osdi if the Verilog-A devices found. But it seems the netlister doesn't scan subcircuits recursively. It is a bug. I will provide a fix soon. This is not related to #307

from qucs_s.

ra3xdh avatar ra3xdh commented on June 22, 2024

It's need to move OSDI files search to Ngspice::collectSpiceInit() in order to fix this issue.

from qucs_s.

ra3xdh avatar ra3xdh commented on June 22, 2024

I have added a fix for this issue. Check the latest commit on the current branch. Now the Qucs-S always loads all OSDI files found in the project directory. The schematic must be opened from the project. The simulation of the Verilog-A devices outside the project is supported only using the .spiceinit features.

from qucs_s.

dwarning avatar dwarning commented on June 22, 2024

I removed the former inserted spiceint cmd's and made a new load va-module and it works perfect.
Thank you.

from qucs_s.

Related Issues (20)

Recommend Projects

  • React photo React

    A declarative, efficient, and flexible JavaScript library for building user interfaces.

  • Vue.js photo Vue.js

    🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.

  • Typescript photo Typescript

    TypeScript is a superset of JavaScript that compiles to clean JavaScript output.

  • TensorFlow photo TensorFlow

    An Open Source Machine Learning Framework for Everyone

  • Django photo Django

    The Web framework for perfectionists with deadlines.

  • D3 photo D3

    Bring data to life with SVG, Canvas and HTML. 📊📈🎉

Recommend Topics

  • javascript

    JavaScript (JS) is a lightweight interpreted programming language with first-class functions.

  • web

    Some thing interesting about web. New door for the world.

  • server

    A server is a program made to process requests and deliver data to clients.

  • Machine learning

    Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.

  • Game

    Some thing interesting about game, make everyone happy.

Recommend Org

  • Facebook photo Facebook

    We are working to build community through open source technology. NB: members must have two-factor auth.

  • Microsoft photo Microsoft

    Open source projects and samples from Microsoft.

  • Google photo Google

    Google ❤️ Open Source for everyone.

  • D3 photo D3

    Data-Driven Documents codes.