Random Access Memory (RAM) is a computer memory that can be read and changed in any order, typically used to store working data and machine code. A RAM device allows data items to be read or written in almost the same amount of time irrespective of the physical location of data inside the memory. RAM contains multiplexing and demultiplexing circuitry, to connect the data lines to the addressed storage for reading or writing the entry.
Instruction INPUTS/OUTPUTS AMBA3 AHB-Lite Bus
Port
Size
Direction
Description
HRESETn
1
Input
Asynchronous active low reset
HCLK
1
Input
System clock input
IHSEL
1
Output
Provided for AHB-Lite compatibility – tied high ('1')
IHADDR
PLEN
Output
Instruction address
IHRDATA
XLEN
Input
Instruction read data
IHWDATA
XLEN
Output
Instruction write data
IHWRITE
1
Output
Instruction write
IHSIZE
3
Output
Transfer size
IHBURST
3
Output
Transfer burst size
IHPROT
4
Output
Transfer protection level
IHTRANS
2
Output
Transfer type
IHMASTLOCK
1
Output
Transfer master lock
IHREADY
1
Input
Slave Ready Indicator
IHRESP
1
Input
Instruction Transfer Response
Instruction INPUTS/OUTPUTS Wishbone Bus
Port
Size
Direction
Description
rst
1
Input
Synchronous, active high
clk
1
Input
Master clock
iadr
PLEN
Input
Lower address bits
idati
XLEN
Input
Data towards the core
idato
XLEN
Output
Data from the core
isel
4
Input
Byte select signals
iwe
1
Input
Write enable input
istb
1
Input
Strobe signal/Core select input
icyc
1
Input
Valid bus cycle input
iack
1
Output
Bus cycle acknowledge output
ierr
1
Output
Bus cycle error output
iint
1
Output
Interrupt signal output
Data INPUTS/OUTPUTS AMBA3 AHB-Lite Bus
Port
Size
Direction
Description
HRESETn
1
Input
Asynchronous active low reset
HCLK
1
Input
System clock input
DHSEL
1
Output
Provided for AHB-Lite compatibility – tied high ('1')
React
Typescript
Django
Laravel
Facebook
Microsoft
Google
Alibaba
D3
Tencent