Git Product home page Git Product logo

Comments (6)

ra3xdh avatar ra3xdh commented on June 16, 2024

There is no solution for this issue using the existing procedure for Verilog-A devices. I am planning to add new Verilog-A device that will act like SPICE file device and will not require the JSON files. But don't expect this feature to be implemented in the near future because of low demand and high time effort.

You can use the following workaround.

  • Compile the VA file from CLI outside Qucs-S using OpenVAF
  • Specify the OSDI path using the spiceinit script.
  • Put .MODEL on schematic
  • Put the SPICE generic (Z) device referencing letter N and specify the proper model name for it

from qucs_s.

tomhajjar avatar tomhajjar commented on June 16, 2024

The file usually has a flag of 0/1 or 1/-1 that determines n or p. One could add a line that sets the flag and create two files.

from qucs_s.

ra3xdh avatar ra3xdh commented on June 16, 2024

It is not possible to attach two JSON *.sym files to one *.va file using the existing workflow. Wait until the Verilog-A devices will be rewritten without need to use JSON or use the workaround. I don't promise a quick fix for this.

from qucs_s.

tomhajjar avatar tomhajjar commented on June 16, 2024

One could create two files and add a line that sets the flag.

I don't use Verilog myself...

from qucs_s.

dwarning avatar dwarning commented on June 16, 2024

@ra3xdh : Don't know your concept. But at the moment it is a bit cumbersome that each instance get his own model fixed burned in the netlist. This prevent to include library files with .model cards for each device construction and type. This concept can sufficient for usual rf circuits but not for analog and mixed-signal circuits.
Another topic is the separation of instance and model parameter. The latest release of CMC VA models make more and more this distinction, whenever unfortunately some models allow double usage - model and device parameter. I think it should considered to take care for that in the future.

from qucs_s.

ra3xdh avatar ra3xdh commented on June 16, 2024

The issue is not resolvable using the current way of Verilog-A devices support using the JSON files. Use the proposed workaround with SPICE generic device and modelcard. The situation will improve after implementation of #343 Don't expect a quick fix here. Closing for now.

from qucs_s.

Related Issues (20)

Recommend Projects

  • React photo React

    A declarative, efficient, and flexible JavaScript library for building user interfaces.

  • Vue.js photo Vue.js

    🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.

  • Typescript photo Typescript

    TypeScript is a superset of JavaScript that compiles to clean JavaScript output.

  • TensorFlow photo TensorFlow

    An Open Source Machine Learning Framework for Everyone

  • Django photo Django

    The Web framework for perfectionists with deadlines.

  • D3 photo D3

    Bring data to life with SVG, Canvas and HTML. 📊📈🎉

Recommend Topics

  • javascript

    JavaScript (JS) is a lightweight interpreted programming language with first-class functions.

  • web

    Some thing interesting about web. New door for the world.

  • server

    A server is a program made to process requests and deliver data to clients.

  • Machine learning

    Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.

  • Game

    Some thing interesting about game, make everyone happy.

Recommend Org

  • Facebook photo Facebook

    We are working to build community through open source technology. NB: members must have two-factor auth.

  • Microsoft photo Microsoft

    Open source projects and samples from Microsoft.

  • Google photo Google

    Google ❤️ Open Source for everyone.

  • D3 photo D3

    Data-Driven Documents codes.