Comments (6)
Looking at "Timingcard_SCHEMATICS_BETA_V1.pdf", the AT24MAC402 serial EEPROM WP input (p. 4,A5) is driven by the EXT_EEPROM_WP signal from the FPGA board (pin P1A-44, p. 6,B5) and a 10K pullup to +3.3V.
The AT24MAC402 is operating on +3.3V. VIL min is specified as VCC x 0.7 = +2.31 V.
The FPGA pin driving the signal to P1A-A44 (net B34_L21_P) is driven by Bank 34, which is a +1.5V block.
- Does the 10k pullup to +3.3V guarantee a valid logic high into the EEPROM? It seems to depend on a very large output resistance in the FPGA buffer, given the 10K pullup value.
- Can the FPGA output reliably sustain the back-drive (nominal 180 uA)?
ref: AC7100 FPGA SoM schematic "AC7100B_SDM.pdf" (p. 6,D2; p.12,D4), "AC7100B User Manual.pdf".
from time-appliance-project.
Hi @wisxxx,
Thank you for a great issue.
This is correct. The WP has been moved to a 3.3V bank in the next version we are evaluating.
from time-appliance-project.
EEPROM write protect is +1.5V signal in new FPGA description
File: PinoutConstraint.xdc, lInes: 75-77
#EEPROM
set_property PACKAGE_PIN V9 [get_ports EepromWp_DatOut]
set_property IOSTANDARD **LVCMOS15** [get_ports EepromWp_DatOut]
from time-appliance-project.
Not fixed in file: Time-Appliance-Project/blob/master/Time-Card/FPGA/Open-Source/Implementation/Xilinx/TimeCard/Constraints/PinoutConstraint.xdc
Is fixed (moved to pin AA13) in file: Time-Appliance-Project/blob/master/Time-Card/FPGA/Open-Source/Implementation/Xilinx/TimeCard_Production/Constraints/PinoutConstraint.xdc
from time-appliance-project.
Just to clarify: The constraint files are for two different hardware versions. That's why they are different. The FPGA pinout constraints are simply configured that it matches with the hardware. So you will never see a "fix" in the constraints file since they are related to a specific hardware.
from time-appliance-project.
Fixed in recent FPGA pushes.
from time-appliance-project.
Related Issues (20)
- Deprecated function use in 'ptp_ocp' driver HOT 5
- in CoreListFile.txt the high address of the AXI IIC CLOCK lines are wrong HOT 7
- Should the version numbers in the CoreList be the same as the version registers? HOT 3
- Connecting 1PPS and 10MHz outputs with 50 Ohm termination to another TimeCard 1PPS and 10MHz inputs
- Could not find device ttySX HOT 2
- OCXO Daughter Card V4 - Silkscreen Designator Mismatch for R8 and R33
- R6 Placement Interferes with Y3 (Abracon AOCJYR) on OCXO Daughter Card
- Fail in creating open source FPGA binaries from scratch HOT 5
- Open source FPGA build fails HOT 3
- LOF (ver 0.1) mechanical drawing is incomplete HOT 1
- SA45 osc daughtercard does not bring out LOCK signal HOT 1
- connector holes in Timecard I/O bracket aren't fully located HOT 1
- Production Timecard: bad termination on FPGA JTAG with USB HOT 2
- SMA TVS not connected to +3.3V HOT 1
- Production Timecard: mismatch between board and FPGA PCIe lane counts HOT 1
- experimental timecard v9 resistors R2 and R3 have the wrong values HOT 1
- Loading driver cause system crash on version of Beta-V1 HOT 12
- Time Card PCB queries from PCBway regarding vias in pad. HOT 2
- wrong UTC Offset to TAI during startup with NEO-M9N HOT 17
- Request to make TimeCardOS.bit available HOT 1
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from time-appliance-project.