Cluster-V SoC contains a cluster of four RISC-V rv32imac cores. Each core has local SRAM and a local interrupt controller for interprocessor-interrupt (IPI). The cluster has shared SRAM and HyperRAM controllers, and a peripheral ring.
navi2311 / clusterv-soc Goto Github PK
View Code? Open in Web Editor NEWThis project forked from mballance/clusterv-soc
Quad cluster of RISC-V cores with peripherals and local memory
License: Apache License 2.0