liuyh-horizon / axi-gpio-ultra96v2 Goto Github PK
View Code? Open in Web Editor NEWSimple Project for Beginners of Ultra96 V2: Implement a simple Verilog project to load two 32-bits integers from PS to PL and transmit their sum back based on AXI-GPIO
License: MIT License