leardilap / dcc_adaptable Goto Github PK
View Code? Open in Web Editor NEWDigital signal processing using VHDL and Verilog, Filter coefficients are reloadable during run time via PCIe link. Terasic's DE2i-150 FPGA Development Kit (CPU-FPGA PCIe link) and DCC AD/DA