kmfrick / mersenne-twister-hls Goto Github PK
View Code? Open in Web Editor NEWThis project forked from wfedorko/mersenne-twister-hls
High Level Synthesis (Xilinx HLS) implementation of the popular Mersenne Twister pseudo-random number generator. This will generate a VHDL/Verilog module that streams 32 bit psuedo-randoms at 500 MHz on a Virtex 7 FPGA.