idemosaic / uart Goto Github PK
View Code? Open in Web Editor NEWThis project forked from jamieiles/uart
Verilog UART
This project forked from jamieiles/uart
Verilog UART
Simple verilog UART. A simple UART for use in an FPGA as a debug engine. Requires a 50MHz input clock that gets divided into clock enables for a 16x oversampling receiver clock enable and 115200 baud transmission clock enable. Icarus verilog testbench verifies that each byte can be sent correctly, but does not do anything with spacing between bytes. Licensed under GPLv2.
A declarative, efficient, and flexible JavaScript library for building user interfaces.
๐ Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
An Open Source Machine Learning Framework for Everyone
The Web framework for perfectionists with deadlines.
A PHP framework for web artisans
Bring data to life with SVG, Canvas and HTML. ๐๐๐
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
Some thing interesting about web. New door for the world.
A server is a program made to process requests and deliver data to clients.
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
Some thing interesting about visualization, use data art
Some thing interesting about game, make everyone happy.
We are working to build community through open source technology. NB: members must have two-factor auth.
Open source projects and samples from Microsoft.
Google โค๏ธ Open Source for everyone.
Alibaba Open Source for everyone
Data-Driven Documents codes.
China tencent open source team.