Comments (8)
For boolean options like these, python's argparse offers action='store_true'
(instead of type=int
).
from riscv-dv.
Thanks for reporting, I will take a look and get back to you.
from riscv-dv.
I got the same issue relating to RISCV_GCC
:
danghai@ubuntu:~/google/riscv-dv$ python3 run.py --test=riscv_page_table_exception_test --iss=spike
Processing regression test list : /home/danghai/google/riscv-dv/yaml/testlist.yaml, test: riscv_page_table_exception_test
Found matched tests: riscv_page_table_exception_test, iterations:2
Processing simulator setup file : /home/danghai/google/riscv-dv/yaml/simulator.yaml
Found matching simulator: vcs
Building RISC-V instruction generator
Running RISC-V instruction generator
Generating 2 riscv_page_table_exception_test
Please set the environment variable RISCV_GCC
from riscv-dv.
Just submitted PR #56 to address the issues, please let me know if there's anything else not working for you.
from riscv-dv.
I haven't tested with questa though, please let me know if you have issue running with questa.
from riscv-dv.
Hi @taoliug , I create a PR to make it work for questa.
from riscv-dv.
from riscv-dv.
Please feel free to create a PR if it fixes the questa sim issue on your side. Thanks.
from riscv-dv.
Related Issues (20)
- Definition of Functional Coverage
- VCS2018:Incompatible complex type HOT 3
- Can riscv-dv support cunstom link.ld? HOT 1
- Unable to run `run --help` straight out of the box
- For riscv vector extension, is mask/tail agnostic with wirte-1s supported?
- Convert script for ovpsim log to csv fails for some CSRs
- Compile error with Questasim tool HOT 1
- VCS 2018 cannot generate , error Segmentation fault
- run error when ISS=OVPsim
- Is the coverage model I generated broken when I run ‘cov' command?
- Spike Log to Trace csv is skipping floating Point Instructions which are editing status registers
- [cfg,gpr] reg constraint in riscv_gen_config. HOT 1
- [page table] There is a error in page table !
- kIllegalCompressedOpcode generates valid instruction (```c.fswsp```) when XLEN=32 HOT 1
- CRITICAL Cannot randomize branch target instruction HOT 1
- vfwcvt.xu.f.v issue
- SEW=16 vfcvt/vfwcvt instruction
- pygen requirements installation failure HOT 4
- FLW uses rs1 as integer base ISA
- Test cases generated for riscv64gc target do not run on latest version of spike HOT 9
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from riscv-dv.