Comments (5)
This is not in the near term plan. It won't be too hard to support it as the instructions are mostly arithmetic types. My main concern is that the spec is still work in progress, and the toolchain/ISS support might not be mature enough.
from riscv-dv.
We have them in RTL already ...
from riscv-dv.
I understand that, I can take a look at the effort and the toolchain support. I may need to talk to the working group to understand their plan as well.
from riscv-dv.
Get some feedback from the folks working on bit manipulation support. The spec is still constantly changing and not ratified yet. There are some support on the toolchain and ISS side. However, since the spec is still evolving, these toolchain and ISS are subject to change as well. We'd like to add the support once it's ratified. We need to get other stuff like floating point, coverage model ready first before implement bit manipulation extension.
BTW, if you have interest to add bit manipulation extension to riscv-dv shortly, we can discuss how we can collaborate on this effort.
from riscv-dv.
Closing this issue as I don't think there's any immediate action in the near term. Will file a new bug once we start working on this extension.
from riscv-dv.
Related Issues (20)
- For riscv vector extension, is mask/tail agnostic with wirte-1s supported?
- Convert script for ovpsim log to csv fails for some CSRs
- Compile error with Questasim tool HOT 1
- VCS 2018 cannot generate , error Segmentation fault
- run error when ISS=OVPsim
- Is the coverage model I generated broken when I run ‘cov' command?
- Spike Log to Trace csv is skipping floating Point Instructions which are editing status registers
- [cfg,gpr] reg constraint in riscv_gen_config. HOT 1
- [page table] There is a error in page table !
- kIllegalCompressedOpcode generates valid instruction (```c.fswsp```) when XLEN=32 HOT 1
- CRITICAL Cannot randomize branch target instruction HOT 1
- vfwcvt.xu.f.v issue
- SEW=16 vfcvt/vfwcvt instruction
- pygen requirements installation failure HOT 4
- FLW uses rs1 as integer base ISA
- Test cases generated for riscv64gc target do not run on latest version of spike HOT 9
- Can not find file `VECTOR_INCLUDE("riscv_instr_cover_group_inc_cg_sample.sv") etc file path HOT 1
- WRITE_GPR in gen_signature_handshake() produces invalid assembly
- use pyflow error: ModuleNotFoundError: No module named 'ucis.ucdb' HOT 1
- riscv_csr_test fails at generation
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from riscv-dv.