The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.
Th e entire project run without any simulation errors. The input and output locations are also given properly. But was unable to get the outcom.bmp file as output image.