Wrong PMOD JB Numbering about arty HOT 6 OPEN

The name entered in the get_ports field is the name used internally by Vivado, and references the input and output ports of the top module of an HDL design. The physical pin location is what is used to actually route the signal to the appropriate place on the pmods port.

from arty.

Note that the name is just a convention and you can change it as you want in your code. The numbering scheme in the XDC file allows you to declare a port as "inout [7:0] jb;" rather than "inout [4:1]jb;" and "inout [10:7];", at least in verilog. This makes for cleaner code, though the numbering may be initially confusing (note the schematic name in comments).

from arty.

I have misread the issue, reopened

from arty.

i saw the PMOD JA is also wrong (pin 10), the whole PMOD pinout shoud be checked

from arty.

The get_port names are not really the issue, as long as the rest of the project was written with the modified names in mind, I am concerned that the PACKAGE_PIN numbers for JB do not match the ones in the Master XDC

from arty.

yes, i should have been there more specific, sorry

from arty.