View Code? Open in Web Editor
NEW
5 projects related to systemVerilog design including simple ipod, Codebreaking (Hardware Acceleration/Parallel processing) and Nios+Qsys+Direct Digital Synthesis+LFSR+Modulations+Clock Domains(+ a little bit of audio and VGA)
Verilog 11.67%
SystemVerilog 3.64%
Standard ML 0.01%
Mathematica 0.01%
VHDL 2.77%
Batchfile 0.01%
Coq 0.09%
Makefile 0.82%
Shell 0.02%
Python 0.01%
HTML 2.29%
C 77.71%
Tcl 0.03%
Scala 0.31%
C++ 0.17%
Assembly 0.44%
GDB 0.01%
MATLAB 0.01%
digital_system_design's People
Contributors
Stargazers
Watchers
digital_system_design's Issues
Upload the simulation and testbench code here
Here is the simulation result of the assignment 2 question 1
Trying to solve the LED flashing with:
Thinking about extra feature
Program a python script to find the problem of the code
The basic function code including
Below is the detailed Instruction:
Upload necessary files for Lab3