This repository contains Digital Electronics and VHDL course files.
This line contains formatted text.
- Unordered item 1
- Unordered item 2
- Unordered item 3
- Nested item
- Ordered item 1
- Ordered item 2
- Ordered item 3
Column 1 | Column 2 | |
---|---|---|
Row 1 | Content 11 | Content 21 |
Row 2 | Content 12 | Content 22 |
entity gates is -- Sample comment
port (
c_i : in std_logic;
b_i : in std_logic;
a_i : in std_logic;
f_orig_o : out std_logic;
f_nand_o : out std_logic;
f_nor_o : out std_logic
);
end entity gates;