canh25xp / 8-bits-risc-cpu-verilog Goto Github PK
View Code? Open in Web Editor NEWThis project forked from liuqdev/8-bits-risc-cpu-verilog
Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. Just a translated from @liuqdev
License: MIT License