-
Data is transferred over gigabit ethernet using Alex Forencich's verilog-ethernet design
-
Built using Vivado 2019.1 targeting a Genesys 2 Kintex-7 FPGA development board
budude2 / adc_test Goto Github PK
View Code? Open in Web Editor NEWAD 9681 Evaluation Board Test Design