bpadalino Goto Github PK

bladerf

cifra

A collection of cryptographic primitives targeted at embedded use.

compliance-tests

Tests to evaluate the support of VHDL 2008 and VHDL 2019 features

dump1090

Dump1090 is a simple Mode S decoder for RTLSDR devices

fpga

The USRP™ Hardware Driver FPGA Repository

ghdl

VHDL 2008/93/87 simulator

gr-ettus

Out-of-tree GNU Radio Module for Experimental Ettus Research Features

hdl

HDL libraries and projects

interfaces

Interface definitions for VHDL-2019.

lk

LK embedded kernel

mysdr

Simple Software Defined Radio Project

node_fftw

FFTW3 addon for node.js

nvc

VHDL compiler and simulator

osvvm-scripts

OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation

precomd

A replacement for the novacomd program supplied by Palm for communicating with the Palm Pre

pyvhdlparser

Streaming based VHDL parser.

rust_hdl

rust_hdl_vscode

VHDL Language Support for VSCode

sublime-hdl

HDL support for Sublime Text 2

uhd

The USRP™ Hardware Driver Repository

verilog.tmbundle

Verilog TextMate Bundle

vhdl-format

VHDL String Formatting Library

vhdl-ideas

VHDL-2019 Ideas and Utilities

vhdl-style-guide

Style guide enforcement for VHDL

vhdl.tmbundle

TextMate support for VHDL