Project repository for ECE 527 - System on Chip (SoC) Design.
Getting familiar with Vivado and Zinq7000.
Creating custom IP and interfacing through AXI Bus. Intro to stream processing.
The target is a Xilinx Virtex 7 FPGA, and verilog was synthesiszed with Vivado 2017.2.