angtsusiong / bist-1 Goto Github PK
View Code? Open in Web Editor NEWThis project forked from arvakagdi/bist
Designed and implemented a DFT tool using Verilog to add BIST capabilities to an Arithmetic Unit (CUT). Used ModelSim for designing and simulation of BIST controller, PRPG as Test Pattern Generator, MISR as Output Response Analyzer and AU.Testing was done by infusing faults in a fault-free AU and checking the response