alisonni / ddr2_memory_interface Goto Github PK
View Code? Open in Web Editor NEWThis project forked from anding/ddr2_memory_interface
A DDR2 memory interface for the Digilent Nexys4 board that does not rely on the Xilinx MIG
License: GNU General Public License v2.0