Comments (8)
Is this feature currently supported? I attempted to use the default multi-bank (2 bank) example from the repository (scn4m_subm_sram_32kbyte_1rw1r_2x32x4096_8.py) and encountered the following error during make:
ERROR: file simulation.py: line 605: Could not find bl0 net in timing paths.
[openram.modules.pdriver/init]: creating pdriver pdriver_7
** Submodules: 66.9 seconds
** Placement: 0.0 seconds
[openram.base.hierarchy_layout/get_bbox]: Size: 7719.400000000001 x 4238.200000000001 with perimeter margin 0
** Routing: 485.6 seconds
** Verification: 0.0 seconds
** SRAM creation: 552.7 seconds
SP: Writing to /tmp/OpenRAM/macros/scn4m_subm_sram_32kbyte_1rw1r_2x32x4096_8/scn4m_subm_sram_32kbyte_1rw1r_2x32x4096_8.sp
[openram.characterizer.functional/init]: Random seed for functional simulation: 1699838133832938497
** Spice writing: 0.4 seconds
DELAY: Writing stimulus...
ERROR: file simulation.py: line 605: Could not find bl0 net in timing paths.
Traceback (most recent call last):
File "/tmp/OpenRAM/sram_compiler.py", line 76, in
s.save()
File "/tmp/OpenRAM/compiler/sram.py", line 130, in save
d.analysis_init(probe_address, probe_data)
File "/tmp/OpenRAM/compiler/characterizer/delay.py", line 1288, in analysis_init
self.set_internal_spice_names()
File "/tmp/OpenRAM/compiler/characterizer/simulation.py", line 520, in set_internal_spice_names
bl_name_port, br_name_port = self.get_bl_name(self.graph.all_paths, port)
File "/tmp/OpenRAM/compiler/characterizer/simulation.py", line 624, in get_bl_name
bl_names.append(self.get_alias_in_path(paths, int_net, cell_mod, exclude_set))
File "/tmp/OpenRAM/compiler/characterizer/simulation.py", line 605, in get_alias_in_path
debug.error("Could not find {} net in timing paths.".format(internal_net), 1)
File "/tmp/OpenRAM/compiler/debug.py", line 48, in error
assert return_value == 0
AssertionError
make[1]: *** [Makefile:85: scn4m_subm_sram_32kbyte_1rw1r_2x32x4096_8.ok] Error 1
make: *** [Makefile:95: scn4m_subm_sram_32kbyte_1rw1r_2x32x4096_8] Error 2
from openram.
from openram.
Thank you for the fast and helpful response.
from openram.
Hello,
I am facing an error while trying to generate a multi-bank memory as well, though it is different from the one described above. The error message I get is
Traceback (most recent call last):
File "/home/openRAM/OpenRAM/compiler/openram.py", line 77, in <module>
s = sram(sram_config=c,
File "/home/openRAM/OpenRAM/compiler/sram/sram.py", line 48, in __init__
self.s.create_netlist()
File "/home/openRAM/OpenRAM/compiler/sram/sram_base.py", line 197, in create_netlist
self.add_modules()
File "/home/openRAM/OpenRAM/compiler/sram/sram_2bank.py", line 56, in add_modules
self.compute_bus_sizes()
File "/home/openRAM/OpenRAM/compiler/sram/sram_base.py", line 380, in compute_bus_sizes
self.num_vertical_line = self.addr_size + self.control_size + log(self.num_banks, 2) + 1
AttributeError: 'sram_2bank' object has no attribute 'control_size'
I'm not sure how to resolve this. The environment setup seems to be fine, as I am able to generate single-bank memories. My configuration file is attached below for reference.
num_rw_ports = 1
num_r_ports = 0
num_w_ports = 0
word_size = 32
num_words = 128
num_banks = 2
#words_per_row = 2
tech_name = "freepdk45"
process_corners = ["TT"]
supply_voltages = [1.1]
temperatures = [25]
route_supplies = True
check_lvsdrc = False
output_path = "output"
output_name = "SRAM_32x128_2b_1rw"
instance_name = "SRAM_32x128_2b_1rw"
Thank you :)
from openram.
We still haven't fixed multiple bank support. We are adjusting the functionality to introduce soft banks which utilize some synthesized Verilog to do the decode and mux logic rather than a hard layout. This should be available soon as we are testing it and taping one out in sky130.
from openram.
Thanks for the prompt response! That's great, I'll look forward to it.
from openram.
Any update with this? When this feature will be available?
from openram.
@bugraonal is supposed to merge it in. We are planning a major release shortly.
from openram.
Related Issues (20)
- Support for PROBE PDK HOT 4
- ROM dump + replace contents
- ROM >= 8k fails to build HOT 3
- multiports bitcell HOT 1
- Stimuli Generation - sram_func.py or gen_stimuli.py
- Importing a custom GDS file. HOT 7
- Routing error due to high (vertical) density? HOT 1
- No liberty file is created for ROMs HOT 2
- Import custom file HOT 3
- Question: What is the correct allignment in SKY130? Intermediate Pins are not connected to the grid. Likely user mistake. HOT 10
- Errors hidden on default loglevel, but visible on verbose loglevels.
- Support for ASAP7 PDK HOT 1
- Power estimation seems too high HOT 14
- Possible minor error on the documentation related with the ROM usage
- Not generate certain module HOT 1
- Runtime HOT 8
- Adding and Removing Modules and Customizing Module Ports HOT 3
- Error in using sram macro(tiny) in openlane2 HOT 3
- Generating SRAM gets stuck in extraction process of magic HOT 3
- Modiftying Openram HOT 2
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from openram.