sunghyepark Goto Github PK

Sunghye Park is a postdoc in the CAD & SoC Design Lab. at Postech. She earned the B.S. degree in electronics engineering from the Kyungpook National University (KNU), South Korea, in 2019, and M.S. and Ph.D degrees in electrical engineering from the Pohang University of Science and Technology (POSTECH), South Korea, in 2019, and 2024, respectively (advisor: Prof. Seokhyeong Kang).

Her research interests include design automation for quantum computing, especially in quantum circuit mapping (i.e., quantum compiler) and fault-tolerant quantum computing. She published papers in conferences such as DAC and ICCAD.🙂

• email: [email protected]
• LinkedIn
• GoogleScholar
• CVpage

Conference

• [1] Sunghye Park, Dohun Kim and Seokhyeong Kang, “HiLight: A Comprehensive Framework for High-Performance and Lightweight Scalability in 2024 61th ACM/IEEE Design Automation Conference (DAC), Jun, 2024.
• [2] Ludwig Schmid, Sunghye Park, Seokhyeong Kang and Robert Wille, “Hybrid Circuit Mapping: Leveraging the Full Spectrum of Computational Capabilities of Neutral Atom Quantum Computers,” in 2024 61th ACM/IEEE Design Automation Conference (DAC), Jun, 2024.
• [3] Seongbin Kwon*, Dohun Kim*, Sunghye Park, Seojeong Kim and Seokhyeong Kang, “QNSA: Quantum Neural Simulated Annealing for Combinatorial Optimization,” in IEEE/ACM International Symposium on Quality Electronic Design (ISQED), 2023.
• [4] Kyungjun Min, Seongbin Kwon, Sung-Yun Lee, Dohun Kim, Sunghye Park and Seokhyeong Kang, “ClusterNet: Routing Congestion Prediction and Optimization using Netlist Clustering and Graph Neural Networks,” in 2023 42th IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2023.
• [5] Sunghye Park, Dohun Kim, Jae-Yoon Sim, and Seokhyeong Kang, “MCQA: Multi-Constraint Qubit Allocation for Near-FTQC Device,” in 2022 41th IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2022.
• [6] Sunghye Park, Daeyeon Kim, Minhyuk Kwoen, Jae-Yoon Sim, and Seokhyeong Kang, “A Fast and Scalable Qubit-Mapping Method for Noisy Intermediate-Scale Quantum Computers,” in 2022 59th ACM/IEEE Design Automation Conference (DAC), 2022.
• [7] Sunghye Park, Sunmean Kim, Sung-Yun Lee, Seokhyeong Kang, “Multi-Threshold Graphene Barristor-Based Ternary ALU,” in Proc. IEEE International SoC Design Conference, 2019.
• [8] Sunmean Kim, Sung-Yun Lee, Sunghye Park, and Seokhyeong Kang, “Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic,” in Proc. IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 2019, pp. 37-42.

Journal

• [1] Sunmean Kim, Sung-Yun Lee, Sunghye Park, Kyung Rok Kim, and Seokhyeong Kang, “A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits,” IEEE Transactions on Circuits and Systems I: Regular Papers (2022).

Patent

• [1] Seokhyeong Kang, Sunghye Park, Jae-Yoon Sim, and Minhyuk Kwoen, “QUBIT MAPPING METHOD AND QUANTUM APPARATUS USING THE SAME,” South Korea (applied), US (applied).
• [2] Seokhyeong Kang, Sunghye Park, Jae-Yoon Sim, and Dohun Kim, “MULTI-CONSTRAINT QUBIT ALLOCATION METHOD AND QUANTUM APPARATUS USING THE SAME,” South Korea (applied), US (applied).
• [3] Seokhyeong Kang, Sunmean Kim, Sung-Yun Lee, and Sunghye Park, “TERNARY LOGIC CIRCUIT DEVICE,” South Korea 10-2021-0055864 (registered), US 17/489,629 (registered).
• [4] Seokhyeong Kang, Sunmean Kim, Sung-Yun Lee, and Sunghye Park, “TERNARY LOGIC CIRCUIT DEVICE,” South Korea 10-2021-0055863 (registered), US 17/489,624 (registered).
• [5] Seokhyeong Kang, Sunmean Kim, Sung-Yun Lee, and Sunghye Park, “APPARATUS FOR LOW POWER TERNARY LOGIC CIRCUIT,” South Korea 10-2020-0129024 (registered), US 17/175,570 (registered).

• "Quantum Computing Basics and Research for Quantum EDA, " @ EE Seminar in KNU, Jul. 2023.
• "Optimizing Quantum Circuit Design Based on Qubit Mapping, " @ IEIE SoC Conference 2023, May 2023.
• “A Fast and Scalable Qubit-Mapping Method for Noisy Intermediate-Scale Quantum Computers,” @ NANO KOREA 2022 Symposium (IBM Quantum Young Scientists’ Workshop), Jul. 2022.

• 2023 Jinyong Jeong Scholarship, @ The Institute of Semiconductor Engineers, Dec 2023

• 2023-1 POSTECHIAN fellowship, May 2023

• 4th Prize in the 3rd POSTECH Excellent Research Performance Contest, Feb. 2023

• Top Prize in the 2nd POSTECH-EE Excellent Research Performance Contest, Jan. 2023

• QML Overall Challenge 1st Place Winner at qBraid HAQS 2022, Nov. 2022

• Honorable mention in the ISPD Contest 2020 - Wafer-Scale Deep Learning Accelerator Placement

• Best paper award at SoC conference (in Korea), 2019

• IBM Quantum Challenge Fall 2022 Achievement - Advanced 2022

• Certificate of Quantum Excellence - Qiskit Hackathon KOREA 2022

• Ph. D. in Electrical Engineering (2021.02 - present) - POSTECH CSDL, Advisor: Prof. Seokhyeong Kang (POSTECH)
• M. Sc. in Electrical Engineering (2019.02 - 2021.02) - POSTECH CSDL, Advisor: Prof. Seokhyeong Kang (POSTECH), Thesis: "An Optimal Qubit Mapping Method for NISQ Computers"
• B. Sc in Electronics Engineering (2015.02 - 2019.02) - KNU

• Visiting Graduate Student (2023.08 - 2024.02) - TUM CDA, Advisor: Prof. Robert Wille (TUM)