Comments (3)
Should be fixed now
from spinalhdl.
Hi,
For the Mem itself, it is a verilator setting, you can use the SimConfig.addSimulatorFlag("xxx") to change the verilator behaviour.
For the _zz access port not being displayed, yes, that's also a verilator behaviour to not record what start with a underscore.
Maybe the hardware generation should compose a name from the Mem name itself + a postfix for those, that would be cleaner, so a ComponentEmitterVerilog upgrade.
Else, you can change the anonymous prefix :
SimConfig.withConfig(SpinalConfig(anonymSignalPrefix = "zz"))....
from spinalhdl.
Good, I found the flag for dumping the memory contents.
For the memory ports, I think these are quite useful and should not be anonymous. Changing the anonymous prefix feels like mostly a hack.
from spinalhdl.
Related Issues (20)
- Slower on the intranet network HOT 9
- Support for memories with read latency higher than 1 HOT 27
- Can't infer width of Payload HOT 7
- Seed does not work at parallel test of spinal sim HOT 4
- Underscore in literals HOT 5
- Linux: Spaces in path break formal verification HOT 7
- new condtion syntactic suga HOT 6
- `privateNamespace` changes BlackBox component name HOT 1
- 『Help』Component Interface Name Changes Result in SpinalHDL Generating Excessive Redundant Module.v Files. HOT 5
- Register fields with AccessType ROV don't get names HOT 1
- When’ Requirement: Merging ‘setWhen’ and ‘clearWhen’ in Verilog Output HOT 3
- Assignment error with scala int `0x...` literal HOT 4
- fixTo is broken when range minimum is negative and using rounding with align option HOT 1
- ClockDomain.newSlowedClockDomain uses current clock domain rather than clockdomain on which it is called
- Nesting SlowAreas produces unexpected results HOT 1
- Formal: support for temporal sequences HOT 17
- Formal proofs started to fail with newer versions of sby HOT 10
- Could you please advise if there is any method to generate a port in the format of [lsb:msb]? HOT 2
- Porting to spinalHDL HOT 1
- Rethink on pastValid function.
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from spinalhdl.