mohasnik Goto Github PK

complete-python-3-bootcamp

Course Files for Complete Python 3 Bootcamp Course on Udemy

fir-filter

md5-algorithm-implementation

A simplified implementation of MD5 hashing algorithm, for education purposes in the field of digital logic design.

mips-multicycle

The Multi-cycle verilog description of MIPS processor

network-on-chip

RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer units, routing units, switch allocators, switches, routers, and nodes, along with comprehensive high-level testing scenarios. Developed as part of a Core-Based Embedded System Design course.

parallel-min-finder

Parallel C++ implementation for finding the minimum of a very large floating point array.

parallel-stat-finder

Parallel C++ implementation for calculating the standard deviation of a very large floating point array.

systolic-array

RTL design of Systolic Arrays for matrix multiplication.