Comments (3)
Hi Ahmed,
I also run into the same issue recently. Have you already found a solution to this issue?
Thanks for any info.
from lm-riscv-dv.
Hi Ahmed, I also run into the same issue recently. Have you already found a solution to this issue? Thanks for any info.
Hello Mr. Unfortunately no.
from lm-riscv-dv.
Hi Ahmed, I also run into the same issue recently. Have you already found a solution to this issue? Thanks for any info.
Hello Mr. Unfortunately no.
Hi,
I think I solved this issue. You can search for 'gcc_compile' in the Makefile, and then you can see a '-o' option in the command 'riscv64-unknown-elf-gcc'. But this is wrong, 'cause you should issue '-c -o' to generate an object file, otherwise an executable is generated instead of an object file.
That's where the error message '/home/juba/riscv-demo/bin/riscv64-unknown-elf-ld: cannot use executable file 'out/seed-14431/instr_gen/asm_tests/riscv_arithmetic_basic_test_0.o' as input to a link' comes from--this previously generated '.o' file is already an executable, and cannot be 'linked' again.
I am wondering if the author/contributor has tested the as-is code/repo before submitting to the github.
Anyway, some debugging info for your reference.
BTW, when executing SPIKE ISS in the steps that follow, remember to modify the executable to '.exe' instead of '.o' files. Otherwise, SPIKE may dump a bunch of strange info instead of successful executions.
from lm-riscv-dv.
Related Issues (20)
- Generate customized tests
- Extend Tracer for RV32A
- Add linting support using Github Actions
- Add torture to the flow HOT 2
- Add riscv compliance to the repo HOT 2
- Generate more interest in this repo
- Add a generic cpp testbench for all the E-cores enabling verilator in the lm-riscv-dv environment
- Add support for different configurations which comes with SweRV
- Generate verilog for Ibtida Core HOT 1
- Integration of Ibtida Core in LM-RISC-V-DV Environment HOT 1
- Quasar integration into lm-riscv-dv HOT 7
- Single tracer for Quasar
- Illegal values at "rd" in "trace_core.log" HOT 2
- riscv-compliance failed tests HOT 2
- Generate Floating Point Tests HOT 1
- riscv-compliance misaligned and Zifencei tests failed
- In-Fly cancellation of div/rem type instruction
- Div/rem instruction handelling just before ecall HOT 1
- Did you plan to used Force-riscv to generate random-instruction?
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from lm-riscv-dv.