hwzp Goto Github PK

followers: 0.0 following: 10.0 repos: 28.0 gists: 0.0

Type: User

hwzp's Projects

algorithms_and_data_structures

180+ Algorithm & Data Structure Problems using C++

basic_verilog

Must-have verilog systemverilog modules

calculator

Windows Calculator: A simple yet powerful calculator that ships with Windows

conemu

Customizable Windows terminal with tabs, splits, quake-style, hotkeys and more

cppcoreguidelines-zh-cn

Translation of C++ Core Guidelines [https://github.com/isocpp/CppCoreGuidelines] into Simplified Chinese.

cppreference2mshelp

cppreference.com html archive converter to microsoft help (for Visual Studio 2012+) and chm help (for Windows)

cpptest

C++学习笔记包括侯捷讲解的系列CPP课程以及UNP、APUE等

draft

C++ standards drafts

e203_hbirdv2

The Ultra-Low Power RISC-V Core

fpga

帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目

fpga-1

数字IC相关资料

free-programming-books-zh_cn

:books: 免费的计算机编程类中文书籍，欢迎投稿

ieee

IEEE Standards Documents

leetcode-master

LeetCode 刷题攻略：配思维导图，各个类型的经典题目刷题顺序、经典算法模板，以及详细图解和视频题解。这里精选的题目都不是孤立的，而是由浅入深一脉相承的，相信只要按照刷题攻略上的顺序来学习，一定会有所收获！

modern-cpp-tutorial

📚 Modern C++ Tutorial: C++11/14/17/20 On the Fly | https://changkun.de/modern-cpp/

nppmarkdownpanel

Lightweight Notepad++ plugin to preview Markdown files

opentitan

OpenTitan: Open source silicon root of trust

python

All Algorithms implemented in Python

python3-cookbook

《Python Cookbook》 3rd Edition Translation

riscv-cores-list

RISC-V Cores, SoC platforms and SoCs

screenshot

仿QQ截图，C++实现的截图软件Demo

sv2v

SystemVerilog to Verilog conversion

verilog-ethernet

Verilog Ethernet components for FPGA implementation

vexriscv

A FPGA friendly 32 bit RISC-V CPU implementation

wujian100_open

IC design and development should be faster，simpler and more reliable

xiangshan

Open-source high-performance RISC-V processor

xilinxtclstore

Xilinx Tcl Store

zipcpu

A small, light weight, RISC CPU soft core

hwzp Goto Github PK

hwzp's Projects

Recommend Projects

Recommend Topics

Recommend Org