enjoy-digital Goto Github PK

acorn_pcie_compute_test

PCIe compute test on Acorn CLE 215+.

betrusted_soc_power_tests

colorlite

Take control of your Colorlight FPGA board with LiteX/LiteEth :)

corescore

CoreScore

daisho

Test of the USB3 IP Core from Daisho on a Xilinx device

fastscope

fk33_hbm2_test

HBM2 integration test on FK33 with LiteX

limesuite

Driver and GUI for LMS7002M-based SDR platforms

litedram

Small footprint and configurable DRAM core

litedram_ddr4_mig_phy_test

LiteDRAM Hybrid with DDR4 PHY

liteeth

Small footprint and configurable Ethernet core

liteiclink

Small footprint and configurable Inter-Chip communication cores

litejesd204b

Small footprint and configurable JESD204B core

litepcie

Small footprint and configurable PCIe core

litepcie_ptm_test

LitePCIe PTM support / test repo.

litesata

Small footprint and configurable SATA core

litesata_axiom

litescope

Small footprint and configurable embedded FPGA logic analyzer

litesdcard

Small footprint and configurable SDCard core

litex

Build your hardware, easily!

litex-acorn-baseboard

LiteX development baseboards arround the SQRL Acorn.

litex_64bit_addressing_test

Test/PoC of 64-bit addressing in LiteX.

litex_hw_ci

LiteX Hardware CI tests.

litex_limesdr_mini_v2_test

LiteX alternative SoC/Gateware for the LimeSDR Mini 2.0

litex_mister_test

Simplification test of MiSTer with LiteX to try to help/contribute to MiSTeX project.

litex_naxriscv_test

NaxRiscv integration test with LiteX

litex_neorv32_test

NEORV32 integration test with LiteX

litex_rp2040_pmod_test

Test of a RP2040 PMOD attached to a LiteX SoC.

litex_soc_gen_test

Test of LiteX standalone SoC generator.

litex_verilog_axis_test

Integration test of Verilog AXI Stream modules (https://github.com/alexforencich/verilog-axis) with LiteX.