Comments (5)
Ok found it, guess I should RTFM first!
https://github.com/parallella/oh/blob/master/elink/hdl/erx_remap.v#L55-L58
//more complex compresssed map
assign dynamic_remap[31:0] = addr_in[31:0] //input
- (colid << 20) //subtracing elink (start at 0)
+ remap_base[31:0] //adding back base
- (addr_in[31:26]<<$clog2(colid));
... and then this is fed into erx_mmu.
But please explain what's the idea here, don't get it?
from oh.
What does this have to do with the MMU?
On Tue, Feb 2, 2016 at 7:08 PM, Ola Jeppsson [email protected]
wrote:
Ok found it, guess I should read the RTFM first!
https://github.com/parallella/oh/blob/master/elink/hdl/erx_remap.v#L55-L58//more complex compresssed map
assign dynamic_remap[31:0] = addr_in[31:0] //input
- (colid << 20) //subtracing elink (start at 0)
+ remap_base[31:0] //adding back base
- (addr_in[31:26]<<$clog2(colid));... and then this is fed into erx_mmu.
But please explain what's the idea here, don't get it?
—
Reply to this email directly or view it on GitHub
#47 (comment).
Andreas Olofsson, CEO/Founder at Adapteva
Cell: +1 781 325 6688
Twitter: @adapteva
Web: adapteva.com
Linkedin: linkedin.com/in/andreasolofsson
from oh.
emesh_remap_packet is input to erx_mmu
https://github.com/parallella/oh/blob/master/elink/hdl/erx_core.v#L163
from oh.
Wrong:
ELINK_RXCFG = { .mmu_enable = 1, .remap_mode = 2} = 0xA
Right
ELINK_RXCFG = { .mmu_enable = 1, .remap_mode = 0} = 0X2
Ok, got it
from oh.
Seems to work :) . Switched to mmu mapping on my driver devel branch.
from oh.
Related Issues (20)
- Publishing releases
- Potential glitch and failure possible in generic_fifo: combinational logic output passed to the other clock domain
- Error when building accelerator example HOT 1
- Open source Xilinx simulation models
- Consider using sphinx for nice documentation
- ELINK_VERSION platform field question HOT 1
- fpga for 7010 device may need reworking HOT 4
- txmmu/rxmmu: Need valid bit in page table entries
- Consecutive writes to rxmmu table results in system freeze HOT 6
- GPIO: Make GPIO_DIR WR/RD HOT 2
- master branch parallella bitstreams broken
- GPIO: Support 32-bit access
- spi: master doesn't transfer 2 MSB in data byte HOT 1
- oh_fifo_sync doesn't synthesize properly in Vivado
- oh_fifo_async: GENERIC target probably doesn't synthesize correctly in Vivado HOT 1
- mio: need a sticky rx_not_empty bit
- mio: pushback might be broken
- parallella_accelerator.v missing
- system_bd.tcl Vivado version upgrade gotcha HOT 2
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from oh.