Topic: riscv Goto Github
Some thing interesting about riscv
Some thing interesting about riscv
riscv,RISC-V Assembler and Runtime Simulator
User: andrescv
Home Page: https://jupitersim.gitbook.io/
riscv,World Of Warcraft 3.3.5a server
Organization: arcemu
riscv,Small & portable byte-aligned LZ77 compression
User: ariya
Home Page: https://ariya.github.io/FastLZ
riscv,Maxine VM: A meta-circular research VM
Organization: beehive-lab
riscv,Capstone disassembly/disassembler framework for ARM, ARM64 (ARMv8), BPF, Ethereum VM, M68K, M680X, Mips, MOS65XX, PPC, RISC-V(rv32G/rv64G), SH, Sparc, SystemZ, TMS320C64X, TriCore, Webassembly, XCore and X86.
Organization: capstone-engine
Home Page: http://www.capstone-engine.org
riscv,VeeR EH1 core
Organization: chipsalliance
riscv,Rocket Chip Generator
Organization: chipsalliance
riscv,RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
User: d0iasm
Home Page: https://rvemu.app/
riscv,Reference implementation for the book "Writing a RISC-V Emulator in Rust".
User: d0iasm
Home Page: http://book.rvemu.app/
riscv,Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
User: eugene-tarassov
riscv,Build, Distribute and Run CO-RE eBPF programs easier with JSON and Webassembly OCI images
Organization: eunomia-bpf
Home Page: https://eunomia.dev
riscv,C++20 RISC-V RV32/64/128 userspace emulator library
User: fwsgonzo
riscv,An embedded development environment for mcs51/stm8/avr/cortex-m/riscv on VsCode.
User: github0null
Home Page: https://em-ide.com
riscv,Self-hosting metacompiled Forth, bootstrapping from a few lines of C; targets Linux, Windows, ARM, RISC-V, 68000, PDP-11, asm.js.
User: larsbrinkhoff
riscv,RISC-V simulator for x86-64
User: michaeljclark
Home Page: https://michaeljclark.github.io/
riscv,RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-V hardware.
User: mikeroyal
riscv,CKB's vm, based on open source RISC-V ISA
Organization: nervosnetwork
Home Page: https://www.nervos.org/
riscv,Tengine is a lite, high performance, modular inference engine for embedded device
Organization: oaid
riscv,CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
Organization: openhwgroup
Home Page: https://docs.openhwgroup.org/projects/cv32e40p-user-manual/en/latest
riscv,The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
Organization: pulp-platform
riscv,A deep learning-powered visual navigation engine to enables autonomous navigation of pocket-size quadrotor - running on PULP
Organization: pulp-platform
riscv,SonicBOOM: The Berkeley Out-of-Order Machine
Organization: riscv-boom
riscv,The Ultra-Low Power RISC-V Core
Organization: riscv-mcu
Home Page: https://doc.nucleisys.com/hbirdv2
riscv,OpenEmbedded/Yocto layer for RISC-V Architecture
Organization: riscv
Home Page: https://riscv.org/
riscv,RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For binary download see https://github.com/rustsbi/standalone.
Organization: rustsbi
riscv,Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
User: sergeykhbr
Home Page: http://sergeykhbr.github.io/riscv_vhdl/
riscv,RISC-V Linux SoC, marchID: 0x2b
User: splinedrive
riscv,:rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
User: stnolting
Home Page: https://neorv32.org
riscv,Compact and Efficient RISC-V RV32I[MAFC] emulator
Organization: sysprog21
riscv,RISC-V processor emulator written in Rust+WASM
User: takahirox
Home Page: https://takahirox.github.io/riscv-rust/wasm/web/index.html
riscv,ncnn is a high-performance neural network inference framework optimized for the mobile platform
Organization: tencent
riscv,RARS -- RISC-V Assembler and Runtime Simulator
User: thethirdone
riscv,An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Organization: ucb-bar
Home Page: https://chipyard.readthedocs.io/en/stable/
riscv,Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, PowerPC, RiscV, S390x, TriCore, X86)
Organization: unicorn-engine
Home Page: http://www.unicorn-engine.org
riscv,An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC,包含一个简单且可扩展的外设总线。
User: wangxuan95
Home Page: https://gitee.com/wangxuan95/USTC-RVSoC
riscv,A compiler for ARM, X86, MSP430, xtensa and more implemented in pure Python
User: windelbouwman
Home Page: https://ppci.readthedocs.io/en/latest/
A declarative, efficient, and flexible JavaScript library for building user interfaces.
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
An Open Source Machine Learning Framework for Everyone
The Web framework for perfectionists with deadlines.
A PHP framework for web artisans
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
Some thing interesting about web. New door for the world.
A server is a program made to process requests and deliver data to clients.
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
Some thing interesting about visualization, use data art
Some thing interesting about game, make everyone happy.
We are working to build community through open source technology. NB: members must have two-factor auth.
Open source projects and samples from Microsoft.
Google ❤️ Open Source for everyone.
Alibaba Open Source for everyone
Data-Driven Documents codes.
China tencent open source team.